← Back to branch summary

~ubuntu-branches/ubuntu/precise/linux-lowlatency/precise

« back to all changes in this revision

Viewing changes to arch/arm/mach-s3c2410/include/mach/regs-power.h

  • Committer: Package Import Robot
  • Author(s): Alessio Igor Bogani
  • Date: 2011-10-26 11:13:05 UTC
  • Revision ID: package-import@ubuntu.com-20111026111305-tz023xykf0i6eosh
Tags: upstream-3.2.0
Import upstream version 3.2.0

Show diffs side-by-side

added added

removed removed

Lines of Context:
arch/arm/mach-s3c2410/include/mach/regs-power.h
 
1
/* arch/arm/mach-s3c2410/include/mach/regs-power.h
 
2
 *
 
3
 * Copyright (c) 2003-2006 Simtec Electronics <linux@simtec.co.uk>
 
4
 *      http://armlinux.simtec.co.uk/
 
5
 *
 
6
 * This program is free software; you can redistribute it and/or modify
 
7
 * it under the terms of the GNU General Public License version 2 as
 
8
 * published by the Free Software Foundation.
 
9
 *
 
10
 * S3C24XX power control register definitions
 
11
*/
 
12
 
 
13
#ifndef __ASM_ARM_REGS_PWR
 
14
#define __ASM_ARM_REGS_PWR __FILE__
 
15
 
 
16
#define S3C24XX_PWRREG(x) ((x) + S3C24XX_VA_CLKPWR)
 
17
 
 
18
#define S3C2412_PWRMODECON      S3C24XX_PWRREG(0x20)
 
19
#define S3C2412_PWRCFG          S3C24XX_PWRREG(0x24)
 
20
 
 
21
#define S3C2412_INFORM0         S3C24XX_PWRREG(0x70)
 
22
#define S3C2412_INFORM1         S3C24XX_PWRREG(0x74)
 
23
#define S3C2412_INFORM2         S3C24XX_PWRREG(0x78)
 
24
#define S3C2412_INFORM3         S3C24XX_PWRREG(0x7C)
 
25
 
 
26
#define S3C2412_PWRCFG_BATF_IRQ                 (1<<0)
 
27
#define S3C2412_PWRCFG_BATF_IGNORE              (2<<0)
 
28
#define S3C2412_PWRCFG_BATF_SLEEP               (3<<0)
 
29
#define S3C2412_PWRCFG_BATF_MASK                (3<<0)
 
30
 
 
31
#define S3C2412_PWRCFG_STANDBYWFI_IGNORE        (0<<6)
 
32
#define S3C2412_PWRCFG_STANDBYWFI_IDLE          (1<<6)
 
33
#define S3C2412_PWRCFG_STANDBYWFI_STOP          (2<<6)
 
34
#define S3C2412_PWRCFG_STANDBYWFI_SLEEP         (3<<6)
 
35
#define S3C2412_PWRCFG_STANDBYWFI_MASK          (3<<6)
 
36
 
 
37
#define S3C2412_PWRCFG_RTC_MASKIRQ              (1<<8)
 
38
#define S3C2412_PWRCFG_NAND_NORST               (1<<9)
 
39
 
 
40
#endif /* __ASM_ARM_REGS_PWR */