2
* Copyright © 2021 Google, Inc.
4
* Permission is hereby granted, free of charge, to any person obtaining a
5
* copy of this software and associated documentation files (the "Software"),
6
* to deal in the Software without restriction, including without limitation
7
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
8
* and/or sell copies of the Software, and to permit persons to whom the
9
* Software is furnished to do so, subject to the following conditions:
11
* The above copyright notice and this permission notice (including the next
12
* paragraph) shall be included in all copies or substantial portions of the
15
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
20
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
33
* Emulation for draw-state (ie. CP_SET_DRAW_STATE) related control registers:
36
EMU_CONTROL_REG(DRAW_STATE_SET);
37
EMU_CONTROL_REG(DRAW_STATE_SEL);
38
EMU_CONTROL_REG(DRAW_STATE_ACTIVE_BITMASK);
39
EMU_CONTROL_REG(DRAW_STATE_HDR);
40
EMU_CONTROL_REG(DRAW_STATE_BASE);
41
EMU_CONTROL_REG(SDS_BASE);
42
EMU_CONTROL_REG(SDS_DWORDS);
45
emu_get_draw_state_reg(struct emu *emu, unsigned n)
47
// TODO maybe we don't need to do anything here
48
return emu->control_regs.val[n];
52
emu_set_draw_state_reg(struct emu *emu, unsigned n, uint32_t val)
54
struct emu_draw_state *ds = &emu->draw_state;
55
unsigned cur_idx = emu_get_reg32(emu, &DRAW_STATE_SEL);
57
if (n == emu_reg_offset(&DRAW_STATE_SET)) {
58
if (ds->write_idx == 0) {
59
cur_idx = (val >> 24) & 0x1f;
60
ds->state[cur_idx].count = val & 0xffff;
61
ds->state[cur_idx].mode_mask = (val >> 20) & 0x7;
63
unsigned active_mask = emu_get_reg32(emu, &DRAW_STATE_ACTIVE_BITMASK);
64
active_mask |= (1 << cur_idx);
66
emu_set_reg32(emu, &DRAW_STATE_ACTIVE_BITMASK, active_mask);
67
emu_set_reg32(emu, &DRAW_STATE_SEL, cur_idx);
69
ds->state[cur_idx].base_lohi[ds->write_idx - 1] = val;
72
ds->write_idx = (ds->write_idx + 1) % 3;
73
} else if (n == emu_reg_offset(&DRAW_STATE_SEL)) {
74
emu_set_reg32(emu, &DRAW_STATE_HDR, ds->state[val].hdr);
75
emu_set_reg64(emu, &DRAW_STATE_BASE, ds->state[val].base);
77
/* It seems that SDS_BASE/SDS_DWORDS is also per draw-state group,
78
* and that when a new state-group is selected, SQE compares to
79
* the previous values to new DRAW_STATE_BASE & count to detect
80
* that new state has been appended to existing draw-state group:
82
unsigned prev_idx = ds->prev_draw_state_sel;
83
ds->state[prev_idx].sds_base = emu_get_reg64(emu, &SDS_BASE);
84
ds->state[prev_idx].sds_dwords = emu_get_reg32(emu, &SDS_DWORDS);
86
emu_set_reg64(emu, &SDS_BASE, ds->state[val].sds_base);
87
emu_set_reg32(emu, &SDS_DWORDS, ds->state[val].sds_dwords);
89
ds->prev_draw_state_sel = val;