← Back to branch summary

~mmach/netext73/mesa-haswell

« back to all changes in this revision

Viewing changes to src/freedreno/isa/ir3-cat2.xml

  • Committer: mmach
  • Date: 2022-09-22 19:56:13 UTC
  • Revision ID: netbit73@gmail.com-20220922195613-wtik9mmy20tmor0i
2022-09-22 21:17:09

Show diffs side-by-side

added added

removed removed

Lines of Context:
src/freedreno/isa/ir3-cat2.xml
1
 
<?xml version="1.0" encoding="UTF-8"?>
2
 
<!--
3
 
Copyright © 2020 Google, Inc.
4
 
 
5
 
Permission is hereby granted, free of charge, to any person obtaining a
6
 
copy of this software and associated documentation files (the "Software"),
7
 
to deal in the Software without restriction, including without limitation
8
 
the rights to use, copy, modify, merge, publish, distribute, sublicense,
9
 
and/or sell copies of the Software, and to permit persons to whom the
10
 
Software is furnished to do so, subject to the following conditions:
11
 
 
12
 
The above copyright notice and this permission notice (including the next
13
 
paragraph) shall be included in all copies or substantial portions of the
14
 
Software.
15
 
 
16
 
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17
 
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18
 
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
19
 
THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20
 
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21
 
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22
 
SOFTWARE.
23
 
 -->
24
 
 
25
 
<isa>
26
 
 
27
 
<!--
28
 
        Cat2 Instructions: one and two src ALU instructions
29
 
 -->
30
 
 
31
 
<bitset name="#instruction-cat2" extends="#instruction">
32
 
        <field name="DST" low="32" high="39" type="#reg-gpr"/>
33
 
        <field name="REPEAT" low="40" high="41" type="#rptN"/>
34
 
        <field name="SAT" pos="42" type="bool" display="(sat)"/>
35
 
        <field name="SS" pos="44" type="bool" display="(ss)"/>
36
 
        <field name="UL" pos="45" type="bool" display="(ul)"/>
37
 
        <field name="DST_CONV" pos="46" type="bool">
38
 
                <doc>
39
 
                        Destination register is opposite precision as source, ie.
40
 
                        if {FULL} is true then destination is half precision, and
41
 
                        visa versa.
42
 
                </doc>
43
 
        </field>
44
 
        <derived name="DST_HALF" expr="#dest-half" type="bool" display="h"/>
45
 
        <field name="EI" pos="47" type="bool" display="(ei)"/>
46
 
        <field name="FULL" pos="52" type="bool">
47
 
                <doc>Full precision source registers</doc>
48
 
        </field>
49
 
        <field name="JP" pos="59" type="bool" display="(jp)"/>
50
 
        <field name="SY" pos="60" type="bool" display="(sy)"/>
51
 
        <pattern low="61" high="63">010</pattern>  <!-- cat2 -->
52
 
        <!--
53
 
                NOTE, both SRC1_R and SRC2_R are defined at this level because
54
 
                SRC2_R is still a valid bit for (nopN) (REPEAT==0) for cat2
55
 
                instructions with only a single src
56
 
         -->
57
 
        <field name="SRC1_R" pos="43" type="bool" display="(r)"/>
58
 
        <field name="SRC2_R" pos="51" type="bool" display="(r)"/>
59
 
        <derived name="ZERO" expr="#zero" type="bool" display=""/>
60
 
        <encode>
61
 
                <map name="SAT">!!(src->flags &amp; IR3_INSTR_SAT)</map>
62
 
                <map name="DST_CONV">
63
 
                        ((src->dsts[0]->num >> 2) == 62) ? 0 :
64
 
                        !!((src->srcs[0]->flags ^ src->dsts[0]->flags) &amp; IR3_REG_HALF)
65
 
                </map>
66
 
                <map name="EI">!!(src->dsts[0]->flags &amp; IR3_REG_EI)</map>
67
 
                <map name="FULL">!(src->srcs[0]->flags &amp; IR3_REG_HALF)</map>
68
 
                <map name="SRC1_R">extract_SRC1_R(src)</map>
69
 
                <map name="SRC2_R">extract_SRC2_R(src)</map>
70
 
        </encode>
71
 
</bitset>
72
 
 
73
 
<bitset name="#instruction-cat2-1src" extends="#instruction-cat2">
74
 
        <override expr="#cat2-cat3-nop-encoding">
75
 
                <display>
76
 
                        {SY}{SS}{JP}{SAT}(nop{NOP}) {UL}{NAME} {EI}{DST_HALF}{DST}, {SRC1}
77
 
                </display>
78
 
                <derived name="NOP" expr="#cat2-cat3-nop-value" type="uint"/>
79
 
                <field name="SRC1" low="0" high="15" type="#multisrc">
80
 
                        <param name="ZERO" as="SRC_R"/>
81
 
                        <param name="FULL"/>
82
 
                </field>
83
 
        </override>
84
 
        <display>
85
 
                {SY}{SS}{JP}{SAT}{REPEAT}{UL}{NAME} {EI}{DST_HALF}{DST}, {SRC1}
86
 
        </display>
87
 
        <pattern low="16" high="31">xxxxxxxxxxxxxxxx</pattern>
88
 
        <pattern low="48" high="50">xxx</pattern>  <!-- COND -->
89
 
        <field name="SRC1" low="0" high="15" type="#multisrc">
90
 
                <param name="SRC1_R" as="SRC_R"/>
91
 
                <param name="FULL"/>
92
 
        </field>
93
 
</bitset>
94
 
 
95
 
<!-- TODO rest of cat2-1src -->
96
 
 
97
 
<bitset name="#instruction-cat2-2src" extends="#instruction-cat2">
98
 
        <override expr="#cat2-cat3-nop-encoding">
99
 
                <display>
100
 
                        {SY}{SS}{JP}{SAT}(nop{NOP}) {UL}{NAME} {EI}{DST_HALF}{DST}, {SRC1}, {SRC2}
101
 
                </display>
102
 
                <derived name="NOP" expr="#cat2-cat3-nop-value" type="uint"/>
103
 
                <field name="SRC1" low="0" high="15" type="#multisrc">
104
 
                        <param name="ZERO" as="SRC_R"/>
105
 
                        <param name="FULL"/>
106
 
                </field>
107
 
                <field name="SRC2" low="16" high="31" type="#multisrc">
108
 
                        <param name="ZERO" as="SRC_R"/>
109
 
                        <param name="FULL"/>
110
 
                </field>
111
 
        </override>
112
 
        <display>
113
 
                {SY}{SS}{JP}{SAT}{REPEAT}{UL}{NAME} {EI}{DST_HALF}{DST}, {SRC1}, {SRC2}
114
 
        </display>
115
 
        <field name="SRC1" low="0" high="15" type="#multisrc">
116
 
                <param name="SRC1_R" as="SRC_R"/>
117
 
                <param name="FULL"/>
118
 
        </field>
119
 
        <field name="SRC2" low="16" high="31" type="#multisrc">
120
 
                <param name="SRC2_R" as="SRC_R"/>
121
 
                <param name="FULL"/>
122
 
        </field>
123
 
        <pattern low="48" high="50">xxx</pattern>  <!-- COND -->
124
 
</bitset>
125
 
 
126
 
<!-- The cmp*.* instructions additionally have a condition code: -->
127
 
<bitset name="#instruction-cat2-2src-cond" extends="#instruction-cat2">
128
 
        <override expr="#cat2-cat3-nop-encoding">
129
 
                <display>
130
 
                        {SY}{SS}{JP}{SAT}(nop{NOP}) {UL}{NAME}.{COND} {EI}{DST_HALF}{DST}, {SRC1}, {SRC2}
131
 
                </display>
132
 
                <derived name="NOP" expr="#cat2-cat3-nop-value" type="uint"/>
133
 
                <field name="SRC1" low="0" high="15" type="#multisrc">
134
 
                        <param name="ZERO" as="SRC_R"/>
135
 
                        <param name="FULL"/>
136
 
                </field>
137
 
                <field name="SRC2" low="16" high="31" type="#multisrc">
138
 
                        <param name="ZERO" as="SRC_R"/>
139
 
                        <param name="FULL"/>
140
 
                </field>
141
 
        </override>
142
 
        <display>
143
 
                {SY}{SS}{JP}{SAT}{REPEAT}{UL}{NAME}.{COND} {EI}{DST_HALF}{DST}, {SRC1}, {SRC2}
144
 
        </display>
145
 
        <field name="SRC1" low="0" high="15" type="#multisrc">
146
 
                <param name="SRC1_R" as="SRC_R"/>
147
 
                <param name="FULL"/>
148
 
        </field>
149
 
        <field name="SRC2" low="16" high="31" type="#multisrc">
150
 
                <param name="SRC2_R" as="SRC_R"/>
151
 
                <param name="FULL"/>
152
 
        </field>
153
 
        <field name="COND" low="48" high="50" type="#cond"/>
154
 
        <encode>
155
 
                <map name="COND">src->cat2.condition</map>
156
 
        </encode>
157
 
</bitset>
158
 
 
159
 
 
160
 
<bitset name="#instruction-cat2-2src-input" extends="#instruction-cat2">
161
 
        <display>
162
 
                {SY}{SS}{JP}{SAT}{REPEAT}{UL}{NAME} {EI}{DST_HALF}{DST}, {SRC1}, {SRC2}
163
 
        </display>
164
 
 
165
 
        <field name="SRC1" low="0" high="15" type="#multisrc">
166
 
                <param name="SRC1_R" as="SRC_R"/>
167
 
                <param name="FULL"/>
168
 
        </field>
169
 
        <field name="SRC2" low="16" high="31" type="#multisrc">
170
 
                <param name="SRC2_R" as="SRC_R"/>
171
 
                <param name="FULL"/>
172
 
        </field>
173
 
        <pattern low="48" high="49">xx</pattern>  <!-- COND -->
174
 
        <pattern low="53" high="58">111001</pattern>
175
 
</bitset>
176
 
 
177
 
<bitset name="bary.f" extends="#instruction-cat2-2src-input">
178
 
        <pattern pos="50">0</pattern>
179
 
</bitset>
180
 
 
181
 
<bitset name="flat.b" extends="#instruction-cat2-2src-input">
182
 
        <pattern pos="50">1</pattern>
183
 
        <gen min="600"/>
184
 
</bitset>
185
 
 
186
 
<bitset name="add.f" extends="#instruction-cat2-2src">
187
 
        <pattern low="53" high="58">000000</pattern>
188
 
</bitset>
189
 
 
190
 
<bitset name="min.f" extends="#instruction-cat2-2src">
191
 
        <pattern low="53" high="58">000001</pattern>
192
 
</bitset>
193
 
 
194
 
<bitset name="max.f" extends="#instruction-cat2-2src">
195
 
        <pattern low="53" high="58">000010</pattern>
196
 
</bitset>
197
 
 
198
 
<bitset name="mul.f" extends="#instruction-cat2-2src">
199
 
        <pattern low="53" high="58">000011</pattern>
200
 
</bitset>
201
 
 
202
 
<bitset name="sign.f" extends="#instruction-cat2-1src">
203
 
        <pattern low="53" high="58">000100</pattern>
204
 
</bitset>
205
 
 
206
 
<bitset name="cmps.f" extends="#instruction-cat2-2src-cond">
207
 
        <pattern low="53" high="58">000101</pattern>
208
 
</bitset>
209
 
 
210
 
<bitset name="absneg.f" extends="#instruction-cat2-1src">
211
 
        <pattern low="53" high="58">000110</pattern>
212
 
</bitset>
213
 
 
214
 
<bitset name="cmpv.f" extends="#instruction-cat2-2src-cond">
215
 
        <pattern low="53" high="58">000111</pattern>
216
 
</bitset>
217
 
 
218
 
<bitset name="floor.f" extends="#instruction-cat2-1src">
219
 
        <pattern low="53" high="58">001001</pattern>
220
 
</bitset>
221
 
 
222
 
<bitset name="ceil.f" extends="#instruction-cat2-1src">
223
 
        <pattern low="53" high="58">001010</pattern>
224
 
</bitset>
225
 
 
226
 
<bitset name="rndne.f" extends="#instruction-cat2-1src">
227
 
        <pattern low="53" high="58">001011</pattern>
228
 
</bitset>
229
 
 
230
 
<bitset name="rndaz.f" extends="#instruction-cat2-1src">
231
 
        <pattern low="53" high="58">001100</pattern>
232
 
</bitset>
233
 
 
234
 
<bitset name="trunc.f" extends="#instruction-cat2-1src">
235
 
        <pattern low="53" high="58">001101</pattern>
236
 
</bitset>
237
 
 
238
 
<bitset name="add.u" extends="#instruction-cat2-2src">
239
 
        <pattern low="53" high="58">010000</pattern>
240
 
</bitset>
241
 
 
242
 
<bitset name="add.s" extends="#instruction-cat2-2src">
243
 
        <pattern low="53" high="58">010001</pattern>
244
 
</bitset>
245
 
 
246
 
<bitset name="sub.u" extends="#instruction-cat2-2src">
247
 
        <pattern low="53" high="58">010010</pattern>
248
 
</bitset>
249
 
 
250
 
<bitset name="sub.s" extends="#instruction-cat2-2src">
251
 
        <pattern low="53" high="58">010011</pattern>
252
 
</bitset>
253
 
 
254
 
<bitset name="cmps.u" extends="#instruction-cat2-2src-cond">
255
 
        <pattern low="53" high="58">010100</pattern>
256
 
</bitset>
257
 
 
258
 
<bitset name="cmps.s" extends="#instruction-cat2-2src-cond">
259
 
        <pattern low="53" high="58">010101</pattern>
260
 
</bitset>
261
 
 
262
 
<bitset name="min.u" extends="#instruction-cat2-2src">
263
 
        <pattern low="53" high="58">010110</pattern>
264
 
</bitset>
265
 
 
266
 
<bitset name="min.s" extends="#instruction-cat2-2src">
267
 
        <pattern low="53" high="58">010111</pattern>
268
 
</bitset>
269
 
 
270
 
<bitset name="max.u" extends="#instruction-cat2-2src">
271
 
        <pattern low="53" high="58">011000</pattern>
272
 
</bitset>
273
 
 
274
 
<bitset name="max.s" extends="#instruction-cat2-2src">
275
 
        <pattern low="53" high="58">011001</pattern>
276
 
</bitset>
277
 
 
278
 
<bitset name="absneg.s" extends="#instruction-cat2-1src">
279
 
        <pattern low="53" high="58">011010</pattern>
280
 
</bitset>
281
 
 
282
 
<bitset name="and.b" extends="#instruction-cat2-2src">
283
 
        <pattern low="53" high="58">011100</pattern>
284
 
</bitset>
285
 
 
286
 
<bitset name="or.b" extends="#instruction-cat2-2src">
287
 
        <pattern low="53" high="58">011101</pattern>
288
 
</bitset>
289
 
 
290
 
<bitset name="not.b" extends="#instruction-cat2-1src">
291
 
        <pattern low="53" high="58">011110</pattern>
292
 
</bitset>
293
 
 
294
 
<bitset name="xor.b" extends="#instruction-cat2-2src">
295
 
        <pattern low="53" high="58">011111</pattern>
296
 
</bitset>
297
 
 
298
 
<bitset name="cmpv.u" extends="#instruction-cat2-2src-cond">
299
 
        <pattern low="53" high="58">100001</pattern>
300
 
</bitset>
301
 
 
302
 
<bitset name="cmpv.s" extends="#instruction-cat2-2src-cond">
303
 
        <pattern low="53" high="58">100010</pattern>
304
 
</bitset>
305
 
 
306
 
<bitset name="mul.u24" extends="#instruction-cat2-2src">
307
 
        <pattern low="53" high="58">110000</pattern>
308
 
</bitset>
309
 
 
310
 
<bitset name="mul.s24" extends="#instruction-cat2-2src">
311
 
        <pattern low="53" high="58">110001</pattern>
312
 
</bitset>
313
 
 
314
 
<bitset name="mull.u" extends="#instruction-cat2-2src">
315
 
        <pattern low="53" high="58">110010</pattern>
316
 
</bitset>
317
 
 
318
 
<bitset name="bfrev.b" extends="#instruction-cat2-1src">
319
 
        <pattern low="53" high="58">110011</pattern>
320
 
</bitset>
321
 
 
322
 
<bitset name="clz.s" extends="#instruction-cat2-1src">
323
 
        <pattern low="53" high="58">110100</pattern>
324
 
</bitset>
325
 
 
326
 
<bitset name="clz.b" extends="#instruction-cat2-1src">
327
 
        <pattern low="53" high="58">110101</pattern>
328
 
</bitset>
329
 
 
330
 
<bitset name="shl.b" extends="#instruction-cat2-2src">
331
 
        <pattern low="53" high="58">110110</pattern>
332
 
</bitset>
333
 
 
334
 
<bitset name="shr.b" extends="#instruction-cat2-2src">
335
 
        <pattern low="53" high="58">110111</pattern>
336
 
</bitset>
337
 
 
338
 
<bitset name="ashr.b" extends="#instruction-cat2-2src">
339
 
        <pattern low="53" high="58">111000</pattern>
340
 
</bitset>
341
 
 
342
 
<bitset name="mgen.b" extends="#instruction-cat2-2src">
343
 
        <pattern low="53" high="58">111010</pattern>
344
 
</bitset>
345
 
 
346
 
<bitset name="getbit.b" extends="#instruction-cat2-2src">
347
 
        <pattern low="53" high="58">111011</pattern>
348
 
</bitset>
349
 
 
350
 
<bitset name="setrm" extends="#instruction-cat2-1src">
351
 
        <pattern low="53" high="58">111100</pattern>
352
 
</bitset>
353
 
 
354
 
<bitset name="cbits.b" extends="#instruction-cat2-1src">
355
 
        <pattern low="53" high="58">111101</pattern>
356
 
</bitset>
357
 
 
358
 
<bitset name="shb" extends="#instruction-cat2-2src">
359
 
        <pattern low="53" high="58">111110</pattern>
360
 
</bitset>
361
 
 
362
 
<bitset name="msad" extends="#instruction-cat2-2src">
363
 
        <pattern low="53" high="58">111111</pattern>
364
 
</bitset>
365
 
 
366
 
</isa>